 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| APA4801 Stereo 280mW 8 Speaker Driver with Mute Features * Operating Voltage Single Supply Dual Supply 3V to 7V 1.5V to 3.5V 100dB 5V/ s -65dB into 8 into 16 280mW 160mW Applications * * * Portable Digital Audio Personal Computers Microphone Preamplifier * * * * High Signal-to-Noise Ratio High Slew Rate Low Distortion Output Power at 10% THD+N General Description The APA4801 is an integrated class AB stereo headphone amplifier contained in an SO-8 or a DIP-8 plastic package with Mute feature . Besides the common Mute feature , the APA4801 further integrates a voltage divider inside the chip . Thus , the external resistors can be eliminated . The device has been primarily developed for portable digital audio applications . * * * * * * * * * Large Output Voltage Swing Excellent Power Supply Ripple Rejection Flexible Mute Function Integrated Voltage Divider (VDD/2) to Eliminate External Resistors Low Power Consumption Short-circuit Elimination Wide Temperature Range No Switch ON/OFF Clicks Available in 8 pin SOP or DIP Package Block Diagram MUTE Out A Mute Input A VSS 1 0dB A + 130k 130k 3 BIAS 0dB B + 8 VDD Out B BIAS Input B 2 7 6 4 5 Ordering Information APA4801 Handling Code Temp. Range Package Code Package Code J : PDIP-8 Temp. Range I : - 40 to 85 C Handling Code TU : Tube TR : Tape & Reel K : SOP-8 ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders. Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 1 www.anpec.com.tw APA4801 Function Pin Description Pin Name Out A Mute Input A VSS Input B BIAS OUT B VDD I I O I/O O I I Function Description A channel output pin Chip disable control input, high active and low for normal operating A channel input terminal Power ground pin B channel input terminal Right channel bias input pin B channel output pin Power input pin Absolute Maximum Ratings Symbol VDD tSC(O) TA TJ TSTG TS VESD Parameter Supply Voltage Output Short-circuit Duration, at TA=25C, Ptot=1W Operating Ambient Temperature range Maximum Junction Temperature Storage Temperature Range Soldering Temperature,10 seconds Electrostatic Discharge Rating 8 20 -40 to 85 150 -65 to +150 260 -3000 to 3000 *1 Unit V S C C C C V Note: 1. Human body model : C=100pF, R=1500, 3 positive pulses plus 3 negative pulses Thermal Characteristics Symbol R THJA Parameter Thermal Resistance from Junction to Ambient in Free Air DIP-8 SO-8 Value 109 210 Unit K/W K/W Electrical Characteristics V Symbol Parameter IN =0dBV, VDD=5V, TA=25C, f=1kHz (unless otherwise noted) Test Conditions VDD Power Supply Voltage VDD=5V IDD Supply Current VI(OS) Input Offset Voltage Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 APA4801 Min. Typ. Max. 2.7 5.5 2.5 5 Unit V mA mV No Load 50 2 www.anpec.com.tw APA4801 Electrical Characteristics Cont. Sym bol Param eter Test Conditions M in. I SD Shunt Current M utel M ute Input Voltage A V1 - A V2 Differential C hannel Voltage G ain ATT M ute Attenuation fIN =1k, V IN =1 Vrm s AC Characteristics (THD+N Total Harm onic P O =160m W, R L =8, f=1kHz )/S Distortion plus N oise to P O =100m W, R L =16 , f=1kHz Signal Ratio PO O utput Power (THD+N)/S=0.1% , f=1kHz, BW <80kHz R L =8 R L =16 PO O utput Power (THD+N)/S=10% , f=1kHz, BW <80kHz R L =8 R L =16 PSR R Power Supply Rejection Ratio S/N Signal to Noise Ratio V DD =3V IDD Supply C urrent V I(OS) Input O ffset Voltage ISD AC Characteristics ISD Shunt Current M utel M ute Input Voltage A V1 - A V2 Differential C hannel Voltage G ain ATT M ute Attenuation (THD+ Total Harm onic N)/S Distortion plus N oise to Signal Ratio S/N Signal to Noise Ratio PO O utput Power C B =4.7 F,V RIPPLE =200m Vrm s, f=120Hz R L =8 No Load APA4801 Typ. M ax. 200 0.8 0 0.5 75 0.05 0.05 70 Unit A V dB dB % -0.5 mW 170 100 mW 280 160 76 dB Vrm s 2.2 5 200 150 0.8 0 70 0.1 0.1 mA mV A A V dB dB % -0.5 fIN =1k ,V IN = 0.5Vrm s P O =50m W, R L =8 , f=1kHz P O =25m W, R L =16, f=1kHz 0.5 Vrm s (THD+N)/S=0.1% , f=1kHz, BW <80kHz R L =8 R L =16 (THD+N)/S=10% , f=1kHz, BW <80kHz R L =8 R L =16 C B =4.7F,V RIPPLE =200m Vrm s, f=120Hz mW 45 25 mW 80 45 76 dB PO O utput Power PSR R Power Supply Rejection Ratio Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 3 www.anpec.com.tw APA4801 Test and Application Circuit 1F VINB 4.7F Input B 5 Out B 6 BIAS 0dB + + B APA4801 7 VDD 8 100F VDD 220F BIAS 0dB A MUTE 4 VSS Input A 3 Mute 2 Out A 1 220F 1F VINA 1F 100k VMUTE H : Speaker Action L : Mute on Typical Characteristics THD+N vs Output Power 10 VDD= 5V RL=8 1 f=20Hz f=20kHz 0.1 f=1kHz f=1kHz 0.01 10m Output Power (W) 0.01 10m 10 VDD= 5V RL=16 THD+N vs Output Power THD+N (%) f=20kHz 0.1 200m 500m THD+N (%) 1 f=20Hz 100m Output Power (W) 200m Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 4 www.anpec.com.tw APA4801 Typical Characteristics Cont. THD+N vs Frequency 10 VDD = 5V PO=160mW RL=8 NO FILTERS THD+N (%) 1 VDD = 5V PO=100mW RL=16 NO FILTERS THD+N vs Frequency 10 1 THD+N (%) 0.1 0.1 0.01 20 0.01 100 1k Frequency (Hz) 10k 20k 20 100 1k Frequency (Hz) 10k 20k THD+N vs Output Power 10 VDD = 3V RL=8 10 THD+N vs Output Power VDD= 3V RL=16 f=20kHz 1 THD+N (%) f=20kHz f=20Hz 0.1 f=1kHz THD+N (%) 1 f=20Hz f=1kHz 0.1 0.01 10m Output Power (W) 50m 100m 0.01 10m Output Power (W) 50m 100m Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 5 www.anpec.com.tw APA4801 Typical Characteristics Cont. THD+N vs Frequency 10 VDD = 3V PO=50mW RL=8 NO FILTERS THD+N (%) THD+N (%) 10 THD+N vs Frequency VDD = 3V PO=25mW RL=16 NO FILTERS 1 1 0.1 0.1 0.0120 100 1k 10k 20k 0.01 20 100 1k Frequency (Hz) 10k 20k Frequency (Hz) Power Dissipation vs Output Power 200 80 Power Dissipation vs Output Power Power Dissipation (mW) 150 Power Dissipation (mW) RL= 8 70 60 50 40 30 20 10 200 0 0 20 RL= 8 100 RL= 16 RL= 16 50 VDD = 5V f=1kHz THD+N<1% BW<80kHz 50 100 150 VDD = 3V f=1kHz THD+N<1% BW<80kHz 40 60 0 0 Output Power (mW) Output Power (mW) Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 6 www.anpec.com.tw APA4801 Typical Characteristics Cont. Supply Current vs Supply Voltage 5 4 Supply Current (mA) 4.5 3 Output Voltage (dBV) 3.5 2 2.5 1 1.5 0.5 0 2.5 3 3.5 4 4.5 5 5.5 -100 20 100 1k Frequency (Hz) 10k 100k -40 NO LOAD -20 +0 RL= 8 VDD =5V VIN =1Vrms BW<80kHz (shutdown) Output Voltage (Mute Attenuation) -60 -80 Supply Voltage (V) Output Power vs Supply Voltage 350 250 Output Power vs Supply Voltage f=1kHz R =8 300 L BW<80kHz Output Power (mW) Output Power (mW) 250 200 f=1kHz RL=16 BW<80kHz 200 150 100 10% THD+N 1% THD+N 150 10% THD+N 100 1% THD+N 0.1% THD+N 50 02.5 50 0.1% THD+N 3 3.5 4 4.5 5 5.5 0 2.5 3 3.5 4 4.5 5 5.5 Supply Voltage (V) Supply Voltage (V) Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 7 www.anpec.com.tw APA4801 Typical Characteristics Cont. Output Power vs Load Resistance 300 f=1kHz VDD=5V BW<80kHz Output Power (mW) 100 70 60 50 Output Power vs Load Resistance 250 Output Power (mW) f=1kHz VDD=3V BW<80kHz 200 150 10% THD+N 10% THD+N 40 30 20 100 50 1% THD+N 0 8 16 24 32 40 48 56 64 10 0 8 1% THD+N 16 24 32 40 48 56 64 Supply Voltage (V) Supply Voltage (V) Noise Floor 1m VDD =5V RL=8 BW<80kHz Channel Separation Output Noise Voltage ( V) RL=8 AV= -1 PO=160mW VDD =5V 100 Output Level (dB) Channel B to A 10 Channel A to B 1 20 100 1k Frequency (Hz) 20k 20 100 1k Frequency (Hz) 10k 20k Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 8 www.anpec.com.tw APA4801 Typical Characteristics Cont. Power Supply Rejection Ratio +0 -10 -20 PSRR (dB) -30 -40 -50 -60 -70 CB=4.7F -8010 100 1k Frequency (Hz) 10k 100k CB=1F CB=2.2F RL=8 AV= -1 VRipple = 200mVrms VDD=5V Output Level (dB) Frequency Response vs Output Capacitor Size +5 +0 -5 -10 CO=1000F CO=470F CO=220F CO=100F -15 -20 20 CI=10F VDD =5V RL=8 100 1k Frequency (Hz) 10k 100k Typical Application vs Frequency Response +5 VDD =5V RL=8 +0 Output Level (dB) CI=0.1F CO=470F CI=1.0F CO=470F -5 -10 -15 -20 20 100 1k Frequency (Hz) 10k 100k Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 9 www.anpec.com.tw APA4801 Application Note Input Capacitor, Ci In the typical application an input capacitor , Ci , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation . In this case , the external capacitor Ci and the internal resistance Ri form a high-pass filter with the corner frequency determined in the follow equation : fc (highpass)= 1/ (2RiCi) (1) The value of Ci is important to consider as it directly affects the low frequency performance of the circuit . Consider the APA4801 where Ri is 130k internal fixed . Equation is reconfigured as follow : Ci= 1/(2*130k*fc) (2) And the ceramic capacitor is recommanded Bias Capacitor, Cb As with any power amplifier , proper supply bypassing is critical for low noise performance and high power supply rejection . The capacitor location on both the bypass and power supply pins should be as close to the device as possible . The effect of a larger half supply bias capacitor is improved PSRR due to increased half-supply stability . Typical applications employ a 5V regulator with 10F and a 0.1F bias capacitors which aid in supply filtering . This does not eliminate the need for bypassing the supply nodes of the APA4801 . The selection of bias capacitors , especially Cb , is thus dependent upon desired PSRR requirements , click and pop performance . The capacitor is fed from a 50k source inside the amplifier. To keep the start-up pop as low as possible , the relationship shown in equation should be maintained. 1/(Cb*50k) 1/{Ci*Ri} (3) As an example , consider a circuit where Cb is 4.7F , Ci is 1F and Ri is 130k . Inserting these values into the equation we get 4.26 7.69 which satisfies the rule . Bias capacitor , Cb , values of 2.2F to 10F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance. Output Coupling Capacitor, Cc In the typical single-supply SE configuration , an output coupling capacitor (Cc) is required to block the DC bias at the output of the amplifier thus preventing DC currents in the load . As with the input coupling capacitor , the output coupling capacitor and impedance of the load form a high-pass filter governed by equation . fc(highpass)= 1/(2RLCc) (4) For example , a 220F capacitor with an 32 speaker would attenuate low frequencies below 22Hz . The main disadvantage , from a performance standpoint, is the load impedance is typically small , which drives the low-frequency corner higher degrading the bass response . Large values of Cc are required to pass low frequencies into the load . Optimizing Depop Circuitry When the amplifier is in mute mode , both of the output stage and input bypass continues to be biased . And no pop noise will be heard during the transition out of mute mode . Power Supply Decoupling , Cs APA4801 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible . Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker . The optimum decoupling is achieved by using two different type capacitors that target on different type of noise on the power supply leads . For higher frequency transients , spikes , or digital hash on the line , a good low equivalent-series-resistance (ESR) ceramic capacitor , typically 0.1F placed as close as possible to the device V lead works best . For filtering lowerDD frequency noise signals , a large aluminum electrolytic capacitor of 10F or greater placed near the audio power amplifier is recommended . Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 10 www.anpec.com.tw APA4801 Packaging Information PDIP-8 pin ( Reference JEDEC Registration MS-001) D E1 1 E A L e2 e1 e3 A1 A2 1 E3 Dim Min. A A1 A2 D e1 e2 e3 E E1 E3 L 1 0.38 2.92 9.02 Millimeters Max. 5.33 3.68 10.16 2.54BSC 0.36 1.14 7.62 BSC 6.10 2.92 15 7.11 10.92 3.81 0.240 0.115 0.56 1.78 0.014 0.045 Min. 0.015 0.115 0.355 Inches Max. 0.210 0.145 0.400 0.100BSC 0.022 0.070 0.300 BSC 0.280 0.430 0.150 15 Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 11 www.anpec.com.tw APA4801 Packaging Information SOP-8 pin ( Reference JEDEC Registration MS-012) 0.015X45 E H e e1 D e2 A1 A 1 L 0.004max. Dim A A1 D E H L e1 e2 1 Min. 1.35 0.10 4.80 3.80 5.80 0.40 0.33 Millimeters Max. 1.75 0.25 5.00 4.00 6.20 1.27 0.51 1.27BSC 0 8 0 Min. 0.053 0.004 0.189 0.150 0.228 0.016 0.013 Inches Max. 0.069 0.010 0.197 0.157 0.244 0.050 0.020 0.50BSC 8 Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 12 www.anpec.com.tw APA4801 Physical Specifications Terminal Material Lead Solderability Packaging Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3. 2500 devices per reel Reflow Condition (IR/Convection or VPR Reflow) Reference JEDEC Standard J-STD-020A APRIL 1999 temperature Peak temperature 183C Pre-heat temperature Time Classification Reflow Profiles Convection or IR/ Convection Average ramp-up rate(183C to Peak) 3C/second max. 120 seconds max Preheat temperature 125 25C) 60 - 150 seconds Temperature maintained above 183C Time within 5C of actual peak temperature 10 -20 seconds Peak temperature range 220 +5/-0C or 235 +5/-0C Ramp-down rate 6 C /second max. 6 minutes max. Time 25C to peak temperature VPR 10 C /second max. 60 seconds 215-219C or 235 +5/-0C 10 C /second max. Package Reflow Conditions pkg. thickness 2.5mm and all bgas Convection 220 +5/-0 C VPR 215-219 C IR/Convection 220 +5/-0 C pkg. thickness < 2.5mm and pkg. volume 350 mm pkg. thickness < 2.5mm and pkg. volume < 350mm Convection 235 +5/-0 C VPR 235 +5/-0 C IR/Convection 235 +5/-0 C www.anpec.com.tw Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 13 APA4801 Reliability test program Test item SOLDERABILITY HOLT PCT TST ESD Latch-Up Method MIL-STD-883D-2003 MIL-STD-883D-1005.7 JESD-22-B, A102 MIL-STD-883D-1011.9 MIL-STD-883D-3015.7 JESD 78 Description 245C , 5 SEC 1000 Hrs Bias @ 125 C 168 Hrs, 100 % RH , 121C -65C ~ 150C, 200 Cycles VHBM > 2KV, VMM > 200V 10ms , Itr > 100mA Carrier Tape & Reel Dimensions H E P1 J F B C A G D I K T2 M W L V T1 A E B C J K F P1 D Application 12 + 0.3 8.0 0.1 1.75 0.1 5.5 0.1 1.55 0.1 1.5 0.25 4.0 0.1 2.0 0.1 6.4 0.1 SOP 8N 12 - 0.1 G I H L V W M T1 T2 Application SOP 8N 5.2 0.1 2.1 0.1 0.30.013 3301 1001 13+0.5 2.20.1 12.5 0.5 2.0 0.2 13 -0.1 Cover Tape Dimensions Carrier Width Cover Tape Width 12 9.3 (mm) (mm) Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 14 www.anpec.com.tw APA4801 Customer Service Anpec Electronics Corp. Head Office : 5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050 Taipei Branch : 7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C. Tel : 886-2-89191368 Fax : 886-2-89191369 Copyright ANPEC Electronics Corp. Rev. A.5 - Apr., 2001 15 www.anpec.com.tw |
Price & Availability of APA4801
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |